• Home
  • A High Performance Dual Stage Face Detection Algorithm Implementation using FPGA Chip and DSP Processor

Share To

Article Url


Article ID : 2021101231803 Visit : 860 Page: 241 - 248

10.52547/jist.31803.10.40.241

20.1001.1.23221437.2022.10.40.7.3

Article Type: Original Research

Linked articles